Received: from tardis.ed.ac.uk (majordom@brigadier.tardis.ed.ac.uk [193.62.81.14])
by odie.barnet.ac.uk (8.8.6/8.8.6) with ESMTP id UAA18552
for <willy@odie.barnet.ac.uk>; Wed, 22 Oct 1997 20:06:54 +0100
Received: (from majordom@localhost)
by tardis.ed.ac.uk (8.8.7/8.8.7/TardisMailhub) id TAA20223
for arm-linux-outgoing; Wed, 22 Oct 1997 19:47:44 +0100 (BST)
X-Authentication-Warning: brigadier.tardis.ed.ac.uk: majordom set sender to owner-arm-linux using -f
Received: from smtp.amlogic.com (root@isdn-sjs139.fia.net [207.212.3.139])
by tardis.ed.ac.uk (8.8.7/8.8.7/TardisMailhub) with ESMTP id TAA20218
for <arm-linux@tardis.ed.ac.uk>; Wed, 22 Oct 1997 19:47:35 +0100 (BST)
Received: from amlogic.com (braves [192.9.100.1]) by smtp.amlogic.com (8.7.5/8.7.3) with SMTP id LAA20889 for <arm-linux@tardis.ed.ac.uk>; Wed, 22 Oct 1997 11:56:36 -0700
Received: from [192.9.100.68] by amlogic.com (4.1/SMI-4.1)
id AA10858; Wed, 22 Oct 1997 11:52:19 PDT
Message-Id: <344E4A19.3DD2FE33@amlogic.com>
Date: Wed, 22 Oct 1997 11:46:49 -0700
From: Jim Wang <jimwang@amlogic.com>
Reply-To: jimwang@amlogic.com
Organization: AMLogic, Inc.
X-Mailer: Mozilla 4.03 [en] (Win95; U)
Mime-Version: 1.0
To: arm-linux@tardis.ed.ac.uk
Subject: BIOS for ARM to interface to PCI bus
Content-Type: text/plain; charset=us-ascii
Content-Transfer-Encoding: 7bit
Sender: owner-arm-linux@tardis.ed.ac.uk
Precedence: bulk
Status: RO
Hi,
We are designing a single ASCII chip with ARM7TDMI core and PCI bus
interface. We need the BIOS to interface to PCI bus. Does anyone know
if there is any source code or sample code for interfacing to PCI bus,
preferably Master mode? Thanks in advance.
--
Jim Wang AMLogic, Inc.
408-232-3136 (voice) 2460 North First Street, Suite 290
